Supplementary Note 1: Materials growth by pulsed laser deposition (PLD)
STO/LSMO20/PZT: 20 nm of LSMO is grown on the STO (001) substrate at 750 °C with repetition rate of 2 Hz. The film is cooled down to 630°C at a rate of 5°C /min. PZT is grown at this temperature using 10 HZ repetition rate. Both the layers are grown at the oxygen background pressure of 100 mTorr and laser energy density of 1 J/cm 2 . The film is cooled down to room temperature at the rate of 5°C /min in 1 atm pressure of oxygen. Supplementary Figure 1a and Supplementary Figure 1b show the surface morphology of PLD grown STO/LSMO20/PZT100 sample, which is used as the source substrate for the transferred PZT flakes shown in main text Fig. 2 .
STO/LSMO20/SRO15/PZT60/SRO15: After growing 20 nm of LSMO at 750 °C on the STO (001) substrate, the film is cooled down to 700 °C (cooling rate 5 °C/min) where 15 nm of SRO is grown at 10 HZ. Then the film is cooled down to 630 °C where 60 nm of PZT is grown. After the PZT growth 15 nm of SRO is grown at same temperature. All the layers are grown at the oxygen background pressure of 100 mTorr and laser energy density of 1 J/cm 2 . The film is cooled down to room temperature at the rate of 5 °C/min in 1 atm pressure of oxygen.
DSO/LSMO20/BTO: 20 nm LSMO is grown following the same recipe as described earlier. Then the film is cooled down to 600 °C at a rate of 10 °C/min and BTO is grown at that temperature. The oxygen background pressure is 20 mTorr, laser energy density is 1.5 J/cm 2 and repetition rate is 10 Hz. The film is cooled down to room temperature at the rate of 10 °C /min in 1 atm pressure of oxygen.
Superlattices: Superlattices of SrTiO3/CaTiO3 were synthesized using Reflection High Energy Electron Diffraction (RHEED) -assisted PLD. To ensure stoichiometric transfer of STO and CTO, growth temperature was set at 700 C and growth pressure was 50 mTorr with both targets being ablated by a laser fluence of 1.5 J/cm 2 . The growth was monitored using RHEED with Frank-van der Merwe layer-by-layer growth mode present throughout the process.
DyScO3/SrRuO340/BiFeO370/CoFeB4/Pt4: These films were prepared on single-crystalline (110) DyScO3 substrates by PLD. For SRO and BFO films substrate temperatures were 690 °C and 700 °C and Oxygen pressures were 50 mTorr and 100 mTor , respectively. The films were grown at a repetition rate of 8 Hz with a laser fluence of 1.1 J.cm −2 . After growth, the samples were cooled to room temperature in an Oxygen pressure of 750 Torr.
Supplementary Note 2: Details of single crystal FE transfer process
The key to transfer single crystal FE onto Si is using a suitable sacrificial layer which, a) allows the crystalline growth of the FE layer on top of it and b) can be selectively etched away without affecting the ferroelectric layer. Fig. 1 shows the steps involved in the transfer process. We grow single crystal PZT on 20 nm thick LSMO coated STO substrate by using PLD. Then poly methyl methacrylate (PMMA) layer is spin coated, which serves as the transfer stamp. We chose PMMA over other typical stamps such as PDMS, since the adhesion between PZT and PMMA is better than that between PZT and PDMS. Moreover, PMMA can be easily and cleanly removed by organic chemical such as acetone which helps to get better yield in transferring nano materials (1) . PMMA 950A4 is spin coated at 4000 rpm for 30 seconds, followed by a baking at 120 °C for 1 minute, which leaves a uniform film of 200-250 nm thickness. The second and the most important task to successfully transfer single crystal PZT is finding an etchant which removes only the sacrificial layer LSMO and does not react with the PMMA stamp and PZT. We use KI (4 mg) + HCl (5 mL) + H2O (200 mL) for etching (2) . Since LSMO/PZT stack is covered by PMMA stamp, LSMO is slowly etched away only from the side. The possible chemical reaction between LSMO and the etchant is:
La0.7Sr0.3MnO3+H2O+5 HCl+ KI = MnCl2 + Cl2 + ½ I2 + KOH + 3 H2O + La0.7Sr0.3Cl
After 12 hours, PZT/PMMA stack is released and collected from the solution. Then we wash it by DI water and dry up by N2 gas. The stamp is transferred by using micromanipulator and a gentle force on the target substrate, followed by removal of PMMA by acetone. Following this procedure we have transferred various types of ferroelectric materials and heterostructures such as PZT, BTO, CTO/STO superlattices, SRO/BiFeO3/CoFeB/Pt and SRO/PZT/SRO. The transfer process works equally well for all of these structures, including 1 unit cell thick PZT. Supplementary Figure 2a and Supplementary Figure 2b show the topography images of the transferred 1 unit cell thick PZT on Si. The height profile clearly shows a step of approximately 0.435 nm between Si and PZT flake, where the error bar is ±0.1 nm. This step height matches with the estimated thickness found from the growth rate of the source film, confirming the unit cell transfer capability of our technique. Supplementary Figure 2c and Supplementary Figure 2d show topography images of the transferred BTO on Si. The XRD ɵ-2ɵ scan shown in Supplementary Figure 2e and Supplementary Figure 2f clearly demonstrate the single phase of BTO before and after transfer process. Supplementary Figure 5j . However, all of the d33-V loops are found to be asymmetric with respect to V=0 axis, which is presumably due to the work function difference between the dissimilar contact materials. A comparison between the coercive fields extracted from d33 measurements of the as-grown and transferred PZT samples are shown in Supplementary Figure 5k . 
Supplementary Note 3: TEM images of transferred oxide layers

Supplementary Note 7: Transient electronic response of the transferred PZT: observation of negative differential capacitance
One of the most attractive properties of the FE material is the negative differential capacitance which has huge potential for energy harvesting applications and reducing the sub-threshold swing in field effect transistors (5, 6) . Capacitance is defined as = = [ 2 2 ⁄ ] −1 , where , and are the voltage, energy and charge, respectively. The negative capacitance can be understood from the curvature of the double well shape of the energy landscape originated from the Landau's model of ferroelectric materials (7) . Although predicted several decades ago, direct observation of negative capacitance has been reported very recently (8) . By following the experimental techniques stated in Ref. 8 we have been able to observe the similar phenomenon in the transferred PZT on STO/LSMO20 substrate.
Supplementary Figure 7a and Supplementary Figure 7b show the negative capacitance measurement setup and the equivalent circuit, respectively. A 50 KΩ series resistance is added to the FE capacitor and the voltages across the source Agilent 81150a (VS) and FE (VF) have been probed by digital oscilloscope with 100X probes. The parasitic capacitance from the measurement setup is 40 pF. The system is initialized by a +12 V pulse. Then we apply two consecutive negative pulses with 500 µs pulse width: 0 V-12 V0 V-12 V0V. During the first negative pulse the FE polarization switches and while switching, it traverses through negative capacitance branch. This is manifested by the positive slope of the VF-t curve in Supplementary Figure 7d during the time period from -498 µs to -491 µs. In this time the accumulated charge-time curve has a negative slope, which results in = < 0. Since the FE does not switch during the second negative pulse, we do not observe the negative capacitance and positive slope branch in VF-t.
Supplementary Note 8: Single crystal ferroelectric gated field effect transistor on Si
Interface: For field effect transistor it is imperative that the interface with the gate oxide is as much defect-free as possible. Measurement of the frequency (f) dependent capacitance of the gate material-Si stack is a vital tool to probe the defect states. At low frequency the interface trap states contribute to the total capacitance whereas at high frequency excitation their effect is negligible. We transferred PZT (100 nm) on to conductive Si, which was covered by 6 nm of thermally grown SiO2. The thickness of the SiO2 layer is confirmed by the TEM image. Supplementary Figure 8a shows Supplementary Figure 10 shows the optical image of a typical transistor. We fabricated a number of transistors and in this Supplementary section we show the results of a transistor different than the main text's one. Supplementary Figure 11a shows the ID-VG (top gate) at VG (back gate) =-4V at different VD.
Note that the ON current increases with increasing VD. All the curves show anti-clock wise hysteresis. The shape of the loop can be understood by noting the following: When the transistor is ON, the ferroelectric is essentially between two metal plates. Therefore, the switching of the polarization happens just it does in a usual capacitor structure and a reasonably sharp transition is seen when the transistor channel turns OFF.
On the other hand, starting from OFF, the ferroelectric is between a metal plate (top electrode) and an insulator. The insulator slowly turns into a metal as the voltage across it is increased. Therefore, the actual voltage drop across the ferroelectric varies non-linearly as the total gate voltage is increased. Hence the transition from OFF to ON stretches out and shows a slower transition from OFF to ON than from ON to OFF. When top gate is grounded and only back gate voltage is swept, no hysteresis is seen in the ID-VG (see Supplementary Figure 11b ) indicating that the observed hysteresis for the top gate sweep indeed comes from the ferroelectric polarization.
Supplementary Figure 12 shows ID-VG (top gate) characteristics of a different sample where two different ID-VG sweeps were performed with a time gap of 1 day. The two measurements show identical behavior, indicating that the polarization retention is robust and its effect on the Si channel is repeatable.
